Optimization of NLDMOS Structure for Higher breakdown voltage and lower on-resistance

ASIAIR > College of Management > Department of International Business > Journal Artical > Item 310904400/79754

Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/79754

Title:	Optimization of NLDMOS Structure for Higher breakdown voltage and lower on-resistance
Authors:	hema;hema;許健;Sheu, Gene;aryadeep;aryadeep;erry;erry;楊紹明;Yang, Shao-Ming;chen, PA;chen, PA
Contributors:	資訊工程學系
Date:	2014-05
Issue Date:	2014-06-05 04:03:45 (UTC+0)
Abstract:	In this work, high voltage NLDMOS performance in terms of high blocking voltage and On-Resistance have been investigated. In order to obtain the optimum electrical performance several key factors have been optimized such as linearity of HVNW profile, drift length and source field plate. Linear HVNW profile is obtained by linearity of HVNW mask. NLDMOS having blocking voltage of 100 V-300 V and lower On-resistance is developed based on 0.35um BCD Technology with less manufacturing cost. It is investigated that NLDMOS has poor performance over blocking voltage of 300V.
Relation:	2014 IEEE 8th International Power Engineering and Optimization Conference ;PEOCO2014), Langkawi, The Jewel of Kedah,
Appears in Collections:	[Department of International Business] Journal Artical

Files in This Item:

File	Size	Format
index.html	0Kb	HTML	361	View/Open