ASIA unversity:Item 310904400/18764
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 94286/110023 (86%)
造訪人次 : 21691353      線上人數 : 532
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    ASIA unversity > 資訊學院 > 資訊工程學系 > 期刊論文 >  Item 310904400/18764


    請使用永久網址來引用或連結此文件: http://asiair.asia.edu.tw/ir/handle/310904400/18764


    題名: A 2?D Analytical Model of SOI High?voltage Devices with Dual Conduction Layers
    作者: 許健;Sheu, Gene
    貢獻者: 資訊工程學系
    關鍵詞: Dual conduction layers;Model;Reduced surface field;SOI
    日期: 2012-07
    上傳時間: 2012-11-26 05:58:14 (UTC+0)
    摘要: By solving 2-D Poisson’s equation, a new analytical model to calculate the electric field distribution of a SOI RESURF device with Dual Conduction Layers (Dual-CL) is firstly proposed. The proposed model is also available for the single RESURF and triple RESURF SOI devices without any modification. A matrix equation is developed for the determination of the lateral and vertical breakdown voltages, in which the influences of the N-top layer, P-top layer, and the N-drift region are all considered. A unified RESURF criterion of single RESURF, triple RESURF, and Dual-CL SOI devices is further derived for optimizing the structure parameters. A good agreement between the analytical results and the numerical results shows that the N-top layer and P-top layer have opposite impacts on the breakdown performance of Dual-CL SOI devices. In addition, an optimal trade-off between the breakdown voltage and the specific on-resistance for the triple RESURF and Dual-CL SOI devices is obtained due to the incorporation of the P-top layer.
    關聯: IETE TECHNICAL REVIEW
    顯示於類別:[資訊工程學系] 期刊論文

    文件中的檔案:

    沒有與此文件相關的檔案.



    在ASIAIR中所有的資料項目都受到原著作權保護.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋