Improvement of Electrical Characteristics in LDMOS by the Insertion of PBL and Gate Extended Field Plate Technologies

ASIAIR > College of Computer Science > Department of Photonics and Communication Engineering > Journal Article > Item 310904400/17120

Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/17120

Title:	Improvement of Electrical Characteristics in LDMOS by the Insertion of PBL and Gate Extended Field Plate Technologies
Authors:	許健;Sheu, Gene;蔡宗叡;Tsai, Jung-Ruey;楊紹明;Yang, Shao-Ming
Contributors:	光電與通訊學系
Keywords:	"impact ionization, breakdown voltage, on-resistance, LDMOS, field plate, TCAD simulation. "
Date:	2011-08
Issue Date:	2012-11-26 02:22:12 (UTC+0)
Abstract:	"This article provides a fabricating method to improve significantly both of the breakdown voltage and specific on-resistance in high resistivity drift region LDMOS using by both of the PBL doping under the source terminal and the gate extended field plate technologies. The insertion of PBL aims at the reduction of bulk current caused by the impact-ionization-generated holes while the gate extended field plate were be used to shift the impact ionization region from N-drift region surface near the gate side down toward the junction between the P-body and N-drift region to increase the breakdown voltage due to the increase of maximum depletion in the N-drift region. "
Relation:	The Ninth International Conference on Electronic Measurement & Instruments
Appears in Collections:	[Department of Photonics and Communication Engineering] Journal Article

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	398	View/Open