CV Measurement Simulation of Power Device for Different Structure

ASIA unversity > 資訊學院 > 資訊工程學系 > 博碩士論文 > Item 310904400/12803

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://asiair.asia.edu.tw/ir/handle/310904400/12803

题名:	CV Measurement Simulation of Power Device for Different Structure
作者:	Batsukh, Altansukh
贡献者:	Department of Computer Science and Information Engineering Yang, Shao Ming
关键词:	LOCOS LDMOS;TAPERED LDMOS;ED-MOS;MOSFET
日期:	2012
上传时间:	2012-11-18 09:53:55 (UTC+0)
出版者:	Asia University
摘要:	With the work reported in this manuscript we have essentially contributed to the electrical characterization and modelling of high voltage MOSFETs, more particularly LDMOS architectures such as LOCOS LDMOS, TAPERED LDMOS and ED-MOS able to sustain voltages ranging from 30V to 100V. A highly scalable general high voltage MOSFET model, for the first time, is presented, which can be used for any high voltage MOSFET with extended drift region. This model includes physical effects like the quasi-saturation, impact-ionization and self-heating, Temperature Coefficient effect and a new general model for drift resistance. Second, the compact modeling of lateral non-uniform doping is presented, which has great impact on the AC behavior. Third, We combined for the first time effects on DC and AC characteristics of LDMOS transistors, with key emphasis on the degradation of transistor capacitances and the influence of the temperature. At our knowledge, our work reported in this work is among the first reports existing in this field. We have essentially shown that the monitoring of capacitance degradation if mandatory for a deep understanding of the degradation mechanisms and, in conjunction with DC parameter degradation, could offer correct insights for reliability issues. Even more, we have shown situations by comparing three fundamental types of parameter degradation method.
显示于类别:	[資訊工程學系] 博碩士論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	354	检视/开启

在ASIAIR中所有的数据项都受到原著作权保护.

数据加载中.....