SIMULATION OF NSCR ESD PROTECTION DEVICE FOR BCD 40V TECHNOLOGY

ASIAIR > College of Computer Science > Department of Computer Science and Information Engineering > Theses & dissertations > Item 310904400/10649

Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/10649

Title:	SIMULATION OF NSCR ESD PROTECTION DEVICE FOR BCD 40V TECHNOLOGY
Authors:	Priyono Tri Sulistyanto
Contributors:	Department of Computer Science and Information Engineering
Keywords:	esd nscr bcd p-strap pbl
Date:	2010
Issue Date:	2010-11-04 08:16:16 (UTC+0)
Publisher:	Asia University
Abstract:	Reliabilities of semiconductor devices become more concerned issues in modern semiconductor integrated circuits. One of failure problems is electro-statics discharge (ESD) failures that caused by triboelectric charging, so to encounter this problem by using ESD protection devices in input-output of integrated circuits. This paper describes about improvement NSCR (N-type Silicon Controlled Rectifier) ESD protection device for 40V BCD (Bipolar CMOS and DMOS) technology comparing between original structure with proposed structures by using process simulation and device simulation. We got lower trigger voltage, higher holding voltage and lower temperature comparing with original structure. P-type Buried Layer (PBL), N-type Buried Layer (NBL) and P+ strap are implemented in order to achieve those results.
Appears in Collections:	[Department of Computer Science and Information Engineering] Theses & dissertations

Files in This Item:

File	Size	Format
	0Kb	Unknown	338	View/Open