Process Integration of Best in Class Specific-on Resistance of 20V to 60V 0.18μm Bipolar CMOS DMOS Technology

ASIA unversity > 資訊學院 > 資訊工程學系 > 期刊論文 > Item 310904400/65129

請使用永久網址來引用或連結此文件: http://asiair.asia.edu.tw/ir/handle/310904400/65129

題名:	Process Integration of Best in Class Specific-on Resistance of 20V to 60V 0.18μm Bipolar CMOS DMOS Technology
作者:	Yulia, Emita;Hapsari, Emita Yulia;Kumar, Rahul;Kumar, Rahul;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;Anil, T.V.;Anil, T.V.
貢獻者:	資訊工程學系
日期:	2013-10
上傳時間:	2013-12-06 06:54:04 (UTC+0)
摘要:	The evolution of Bipolar CMOS DMOS (BCD) technology leads in the improvement of design technology to produce better device performance with fabrication cost effectiveness as concerned. In this paper, 0.18µm BCD technology with linear p-top layer N-channel LDMOS structure from 20V to 60V is presented with best in class Ron for both N-channel and P-channel LDMOS compared to recent BCD technology works. The optimization of current gain of 20V BJT has been done by adjustment of emitter width and boron doping concentration of base with increasing of current gain up to ten times higher without significantly change the breakdown voltage.
關聯:	2006 IEEE Nanotechnology Materials and Devices Conference, NMDC,16-19.
顯示於類別:	[資訊工程學系] 期刊論文

文件中的檔案:

檔案	大小	格式	瀏覽次數
index.html	0Kb	HTML	497	檢視/開啟

在ASIAIR中所有的資料項目都受到原著作權保護.