ESD Simulation on GGNMOS for 40V BCD

ASIA unversity > 資訊學院 > 資訊工程學系 > 期刊論文 > Item 310904400/18675

請使用永久網址來引用或連結此文件: http://asiair.asia.edu.tw/ir/handle/310904400/18675

題名:	ESD Simulation on GGNMOS for 40V BCD
作者:	許健;Sheu, Gene;楊紹明;Yang, Shao-Ming
貢獻者:	資訊工程學系
關鍵詞:	ESD, GGNMOS, TLP, BCD, Reliability
日期:	2010-10
上傳時間:	2012-11-26 05:56:54 (UTC+0)
摘要:	In this paper, TCAD was used to simulate GGNMOS (Grounded-Gate NMOS) as an ESD protection device for 40V BCD. The physic models and the calibration method are discussed in order to get better accuracy on the result. The effects of device parameter on the ESD robustness are investigated by device simulation in order to achieve the desired ESD design window. The simulated holding voltage is in agreement with BJT model that already proven has an agreement with silicon result. Finally, the ESD design window for 40V BCD device can be obtained by changing some device parameters.
關聯:	IEEE Region 10 Annual International Conference, Proceedings/TENCON
顯示於類別:	[資訊工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	351	檢視/開啟

在ASIAIR中所有的資料項目都受到原著作權保護.