ASIA unversity:Item 310904400/108638
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94286/110023 (86%)
Visitors : 21664934      Online Users : 682
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
    •  Adv. Search
    Home ‧ Login ‧ Upload ‧ Help ‧ About ‧ Administer Goto mobile version


    Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/108638


    Title: Sided Isolation of 80V-100V Low Side NLDMOS device with 0.35um technology 1 CMOS compatible Process
    Authors: Selva;Selva;Krishna;Krishna, Ravi Delva;Ravi Delva;許健;Gene Sheu
    Contributors: 資訊工程學系
    Date: 2017
    Issue Date: 2017-12-08 06:49:12 (UTC+0)
    Relation: The 2nd International Conference on Inventions 2016
    Appears in Collections:[Department of Computer Science and Information Engineering] Journal Artical

    Files in This Item:

    There are no files associated with this item.



    All items in ASIAIR are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback