English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94286/110023 (86%)
Visitors : 21692181      Online Users : 754
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    ASIA unversity > 資訊學院 > 資訊工程學系 > 博碩士論文 >  Item 310904400/10396


    Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/10396


    Title: Method of making high voltage linear P-buried rings ldmos with improved rdson
    Authors: Nithin Devarajulu Palavalli
    Contributors: Department of Computer Science & Information Engineering
    Keywords: Rdson;BVoff;SOA;Buried-P
    Date: 2010
    Issue Date: 2010-09-09 07:16:35 (UTC+0)
    Publisher: Asia University
    Abstract: Dr. Gene Sheu, Nithin,D P. 2010. Method of making High-Voltage Linear P-Buried Rings LDMOS Transistors with improved RDSon. Analog-BCD Laboratory, Asia University, Taiwan

    For UHV power IC applications, Device must deliver a very high breakdown voltage, low on-state resistance with reasonable SOA performance. The current device structures such as Double RESURF P-top, Buried P-top or vertical linear doping with JI technology will meet the desired specifications, but fail to meet the desired specifications when tested with cylindrical or racetrack layout due to current crowding effect. Surface doping profile indicates a huge drop in doping concentration near the source region compared with drain region, causes pinch-off effect which leads to higher On-state resistance.

    Based on the analytical model developed by Dr. Gene Sheu et al., for Double resurf Buried P-top LDMOS has a very good agreement with simulation results, further enhancing the structure with P-Buried linear rings with enhanced N-top surface implant results in dual conduction path for the structure. Using different size buried linear P-top rings and varying the spacing between them, we are able to manipulate the electrical field at both ends which is critical to meet desired results with circular shape (Racetrack) design to reduce the field, LDMOS with dual conduction path seems to offer the solution which is less expensive and less complicated than Super-Junction device.

    Source centric mask design proposed by S H Lee et al., of Fairchild Semiconductors has a BVoff of 750V along with 150m.ohm.cm2 RDSon. In this proposed structure defining P-buried linear rings with single mask (No additional mask is required for the current process) by just changing the layout mask (varying the total N-dose for cylindrical structure and tested in cylindrical structure) can make the device deliver required breakdown voltage for all regions. By introducing enhanced N-top conduction layer it is able to increase the doping concentration substantially near the source which eliminates the pinch-off effect and reduces on-state resistance of 108m.ohm.cm2 while maintaining BVoff of above 800V.
    Appears in Collections:[資訊工程學系] 博碩士論文

    Files in This Item:

    File SizeFormat
    0KbUnknown389View/Open


    All items in ASIAIR are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback